


Unit No.5 VHDL



CVHSIC - Very High speed Integrated circuit Hardware description language)


o Programmable logic Devices :-

- PLD are basically integrated circuit (IC) with AND array at i/p & OR array at o/p.
- Logic devices - Fixed & Programmable.
- PLD can be programmed according to the user requirements.

o Advantages of PLD's :-

- Less design time
- Low power requirements
- Reduced space
- High design security
- Low production cost.
- Flexible & can be reprogrammed quickly.
- High switching speed.

o Classification of Programmable logic devices:-



o SPLD (Simple Programmable Logic devices):-

- Fixed function & applicable for ckt with limited gates.
- Low cost & High pin to pin performance.

PROM :-

AND - OR array on single chip.
(fixed) (Programmable)




fig:- Block diagram of PROM.

PLA :-

AND array & OR array both are programmable.




fig:- Block diagram of PLA.

PAL :-

AND array programmable & OR array fixed.




fig:- Block diagram of PAL

o CPLD :- Complex Programmable Logic devices

- It is erasable PLD & programmed with VHDL coding.
- Arrangement of multiple SPLD on a single chip.
- EPROM & EEPROM Technologies.


o FPGA :- Field Programmable gate Array :-

- suitable for complex applications, wide density range.
- It is very large system integrated chip.

o Detail architecture, study of PROM, PAL, PLA:


- A PROM is a memory device in which the AND array is fixed (like decoder) and the OR array is programmable.
- It is one-time programmable; once programmed, the stored information cannot be changed.

Architecture of PROM :-




Ex:- $F_1 = \sum m(0, 1, 2, 5, 7) \rightarrow 5 \text{ digits}$
 $F_2 = \sum m(1, 2, 4, 6) \rightarrow 4 \text{ digits}$

OR gates = No. of eqⁿ
 = 2 output




AND gates = 5 (Max^m bit's select)



Highest bit = 7 $\rightarrow$ Binary

	8	4	2	1
	0	1	1	1
	3 bit = Input			
0	4	2	1	
1	0	0	1	
2	0	1	0	
3	0	1	1	
4				

I/P



Advantage :-

- simple, easy to use.
- fast operation.


Limitation :-

- AND array is fixed $\rightarrow$ less flexible.
- one time programmable.

PAL (Programmable Array Logic) :-

- PAL was developed after PROM to provide more flexibility.
- It has a programmable AND array & a fixed OR array.
- This means we can choose the product terms but the number of OR terms is fixed.

Architecture :-



- Inputs are provided to a Programmable AND Array, where fuses determine which input variable form each product term.
- The product terms are connected to a fixed OR Array which sum specific product terms to generate o/p.
- output may be combinational or registered.

Advantages :-

- Faster than PLA (Because OR Array is fixed).
- simple to manufacture.
- High speed operation.


Disadvantages :-

- Limited flexibility.
- Not reprogrammable.

PLA (Programmable Logic Array) :-

- PLA provides the highest flexibility among all simple PLD's.
- Both AND & OR array's are programmable.
- Thus any logic funⁿ can be implemented easily.

Architecture :-



- Inputs are connected to a Programmable AND array, allowing the creation of specific product terms.
- These product terms are fed into a Programmable OR Array, where the final sum of product expressions are formed.
- The O/P can be directly connected with flip-flops.

Advantages :-

- Most flexible PLD.
- Reprogrammable.
- Suitable for implementing multiple logic funⁿ.

Disadvantages :-

- Slower & more complex than PAL.
- More expensive to produce.

o Comparison of PROM, PAL & PLA :-

	PROM	PAL	PLA
1.	AND array is fixed & OR array is Programmable.	OR Array is fixed & AND array is Programmable.	Both AND & OR arrays are Programmable.
2.	Cheaper	Moderately expensive	Expensive
3.	SOP fun ⁿ in std form & only implement	Any SOP fun ⁿ can be implement	Any SOP fun ⁿ can be implemented.
4.	Possible to decode any minterms	can produce desired minterms	can produce desired minterms.

o General Architecture of FPCA and CPLD :-

* Field Programmable Gate Arrays (FPGA) :-

- FPGA is an integrated circuit which consists of an array of logic cells with programmable interconnections.
- The logic cells & interconnections can be programmed by user for the desired application.
- FPGA configuration is generally described using a Hardware Description Language similar to application specific integrated circuit (ASIC).
- The general structure of FPGA is shown in below fig. It consists of three major sections such as configurable logic block, programmable interconnect array, & programmable I/O cells.




fig :- Block dia. of FPGA

0 Feature of FPGA :-


- ① Programmability :-
- ② Parallel processing.
- ③ Scalability.
- ④ High speed operation.
- ⑤ Low latency.

0 Application of FPGAs :-

- ① Digital signal processing (eg. Audio, video & image processing)
- ② Embedded system (eg. IOT devices, robotics)
- ③ Communication systems (eg. 5G network switches)
- ④ Machine learning (eg. Neural networks)
- ⑤ Aerospace & defence (eg. Radar)

* Complex Programmable Logic Devices (CPLD) :-

- The extended improvement of integrated circuit (IC) technology allows to integrate more number of logic funⁿ on a single chip.
- A design of large number of PALs or PLA's together on single silicon chip to perform the large size of Boolean logic functions is called as Complex Programmable Logic devices (CPLD).
- The basic structure of CPLD is shown in fig below. It consists of Input / output port, Program blocks & Interconnect array.



FB = (ROM, PLA & PAL)

o Application of CPLD :-

- ① glue logic
- ② control circuits
- ③ state machines
- ④ Prototyping
- ⑤ Embedded systems

o Semiconductor Memories :-

- Semiconductor memories are the digital storage device that stores the digital information to the digital system.
- To store the binary information the memory arrays of the semiconductor memory unit are constructed by the combination of semiconductor devices transistors or diode called memory cells.




fig:- semiconductor memory

- The block diagram & internal structure of semiconductor memory device are shown in above fig.
- The circuit consists of M - row address line N - column address lines, 2^N - data input & output lines, read & write control lines.
- A semiconductor memory device is constructed with two main units such as a decoder and a memory unit.

Memory Organization :-




Fig (a) Memory organization.




Fig (b) Semiconductor Memory.

- The typical memory organization of semiconductor memory device is consisting of many memory arrays in which each array is employed with more no. of storage cells.
- Each storage cell of semiconductor memory device is capable of storing single bit binary information.
- The memory cells share the common connection of rows & columns to each other.
- The internal structure of semiconductor memory device consists of row address decoder, memory array & column address decoder.

o Expanding memory size :-

- Memory expansion is a process of increasing memory capacity size by connecting two or more memory chip together.
- The connection of two or more memory chip increases the memory capacity by increasing storage capacity of binary words.
- In this operation the data & address buses are distributed to the memory chips to store or read the data from the multiple chips.
- The control signals read/write/chip select are applied to all the memory chips used in the memory.
- Memory expansion process allows to implement the large size of memory by using multiples of small sized memory chips.
- The implementation of $2K \times 8$ RAM using two $1K \times 8$ RAM is shown below.





Fig:- Implementation of 2Kx8 RAM using two 1Kx8 RAMs.

The implementation of 2Kx8 RAM requires 11 input address lines ($2^{11} = 2048$) (A₀-A₁₀) & 8 data lines (D₀-D₇). The implementation of 1Kx8 RAM requires 10 input address lines ($2^{10} = 1024$) (A₀-A₉) & 8 data lines (D₀-D₇). The implementation of 2Kx8 RAM using ^{two} 1Kx8 RAM can be obtained easily by cascading the two memory chips.

In the memory expansion the desired word length & number of address locations are obtained by connecting two or more memory chips together. The different connections of memory combiⁿ are: series connection & parallel connection of memory chips.

o Classification and characteristics of memories:



Read only Memory (ROM) :-

- It is a memory that a user can read but cannot write on it.
- This type of memory is non-volatile (information is stored permanently and cannot be erased).
- The memory in ROM is filled at the time of creation.
- The user can find ROM chips in computers & other electronics products like washing machines, digital cameras, microwave ovens, cars etc.
- Read only memory is a memory device that can store the set of binary information permanently for digital system processing.
- In embedded systems to store the configuration parameters, calibration setting etc.
- BIOS - Basic input output system.
- It is used in printers, keyboards & communication with the main system.

Basically ROM is classified into different types:-

1. Programmable ROM (PROM)
2. Erasable programmable ROM (EPROM)
3. Electrically Erasable programmable ROM (EEPROM)

1. Programmable ROM (PROM) :-

- PROM is a memory device which allows to programme the memory device as per the programme table designed or required by the customers.
- PROM is an economical way of programming ROM even for small quantities.

2. Erasable Programmable ROM (EPROM) :-

- Erasable Programmable ROM is a reprogrammable memory device which allows to delete & rewrite the binary information stored.
- The binary information is stored as a charge on an isolated gate capacitor (floating gate) of MOS transistor's used in the memory cells.
- It allows to erase all the information present in the ROM & do not allow for erasing selective information.

3. Electrically Erasable Programmable ROM (EEPROM) :-

- EPROM is also a reprogrammable memory device which erase all the binary information stored in the memory unit by exposing the ultraviolet light.
- EEPROM consisting of a MOS transistor memory cells.
- It allows to erase the binary info selectively register level rather than erasing all information by using electrical signals.

Random Access Memory (RAM) :-

- The read-write memory array circuit of a semiconductor memory is commonly called as "Random Access Memory" (RAM).
- RAM can be accessed for data read / data write operation.
- RAM is a volatile memory which means that the memory loses the content stored in it when the power is turned off.
- It is used to store the dynamic variables including stack & other supporting programmes that may be loaded from disk drives.

Comparison betⁿ SRAM and DRAM :-

Static RAM	Dynamic RAM
1. SRAM memory is capable of retaining the binary info ⁿ long as power is applied.	DRAM memory that requires a periodic refreshing to avoid the data loss even the power is applied continually.
2. Memory cell size is large.	Memory cell size is small.
3. Memory Access time is less.	Memory Access time is high.
4. SRAM cell circuit is complex.	DRAM cell circuit is simple.
5. SRAMs are expensive.	DRAMs are cost effective.
6. It does not require refreshing.	To avoid the data loss periodic refreshing is required.
7. It does not require extra hardware circuit.	Extra hardware circuit is required.
8. Power consumption is high.	Power consumption is less.

o Difference betⁿ RAM and ROM :

RAM	ROM
1 RAM stands for Random Access memory	ROM stands for Read only memory.
2 It is a temporary memory	It is a permanent memory.
3 Data stored in RAM can be retrieved & altered.	Data stored in ROM can only read.
4 RAM is a volatile memory.	ROM is a non-volatile memory.
5 It is a high speed memory.	It is much slower than RAM.
6 It is expensive.	It is comparatively cheap.
7 store data in MBs.	store data in GBs.
8 The instructions are written into the RAM at the time of execution.	The instructions are written into the ROM at manufacturing time.
9 Types of RAM (i) SRAM (ii) DRAM	Types of ROM (i) PROM (ii) EPROM (iii) EEPROM

o Introduction to VHDL :-

- VHDL stands for very high speed integrated circuit (VHSIC) Hardware description Language.
- VHDL is used to design digital systems.
- It defines syntax & simulation semantics to design the program.
- It is strong typed language.


Modeling styles in VHDL

There are three types of modeling styles :-

- ① Behavioral
- ② Data flow
- ③ structural

1 Behavioral description :-

- In this modeling type the behavioral of an entity (Input and output relationship) is expressed using sequential statements.
- Details of gate level implementations are not required for this type of modeling.
- In behavioral design method arithmetic of inter-connected symbols are not used.
- This style of modeling needs input specifications or truth table as design specifications.



2:1 Multiplexer :-

library IEEE;
use IEEE.std_logic_1164.all;
Entity mux 2:1 is
port (A, B, sel : in std_logic; Y : out std_logic);
end mux 2:1;

architecture behavioral of mux 2 to 1 is

begin

process (A, B, sel)

begin

if sel = '0' then

Y <= A;

else

Y <= B;

end if;


end process;

end behavioral;

2 Data flow Description :-

- Data flow modeling is based on concurrent assignment statement.
- Describes how data flows betⁿ components.
- The flow of data through entity is expressed using concurrent signal assignment statement when any input changes its value, each statement gets executed.
- The data flow modeling style needs Boolean eqⁿ as design specification.
- Easier for combinational circuits like adders & multiplexers etc.

Ex:- AND Gate



library IEEE;
use IEEE.std_logic-1164.all;

Entity AND-gate is
Port (A, B : in std_logic;
Y : out std_logic);
end AND-gate;


architecture dataflow of AND-gate is
begin

Y <= A AND B;
end dataflow;

3. Structural Description :-

- Structural modeling is a hierarchical design method. Here sub components perform small operations of the complete model.
- Each component can simulated individually.
- describes the interconnection of components.

Ex:- Half Adder :-



```
library IEEE;
use IEEE.std_logic_1164.all;
```

```
entity HalfAdder1 is
    port (A, B : in std_logic;
          sum, carry : out std_logic);
end HalfAdder1;
```

architecture structural of HalfAdder1 is

```
    component xor_gate
    port (A, B : in std_logic;
          sum : out std_logic);
    end component;
```

```
    component AND_gate
    port (A, B : in std_logic;
          carry : out std_logic);
    end component;
```

```
begin
    U1 : xor_gate port map (A => A, B => B, Y => sum);
    U2 : AND_gate port map (A => A, B => B, Y => carry);
end structural;
```

o Lexical Elements :-

- Identifiers: names for signals, variables, constants.
(eg - clk, data-in)
- keywords: reserved words (eg - begin, end, if, then)
- Comments: start with
- literals: numbers or characters (eg: '0', '1', "1010")
- Operators: logical and arithmetic (eg. and, or, +, -)

o Data Objects in VHDL :-

- Constants: fixed values, can not be changed during simulation.
- Variables:- can be changed inside a process.
- Signals:- Used to connect components & transfer value
- Files:- store and read external data.

o Data Types in VHDL :-

- Bit: '0', '1'
- Bit-Vector: eg:- "1010"
- Std-logic | Std-logic-vector: supports multiple logic states.
- Integer, Boolean, character, string.

o Attributes in VHDL :-

- Attributes provide information about signal & object

EX :-

- event $\rightarrow$ true if signal changed
- last-value $\rightarrow$ previous value of signal
- range $\rightarrow$ range of array or vector.

o Operator's in VHDL :-

- Logical operators :- and, or, nand, nor, xor, xnor & not.
- Relational operators :- =, /=, <, <=, >, >=
- Arithmetic operators :- +, -, *, /, mod, rem
- Concatation :- &

o simulation in VHDL :-

- simulation is used to verify the functionality of the VHDL design before hardware implementation
- Steps :-
 1. Write VHDL code.
 2. Write a testbench.
 3. Compile & simulate the design.
 4. Check waveforms & outputs.

Example Testbench for AND gate :-

```
library IEEE;
```

```
use IEEE.std_logic_1164.all;
```

```
entity tb-and-gate is
end tb-and-gate;
```

architecture test of tb-and-gate is

signal a, b, y : std-logic;

begin

UT : entity work-and-gate port map (a => a,
b => b, y => y);

Process

begin

a <= '0'; b <= '0'; wait for 10 ns;

a <= '0'; b <= '1'; wait for 10 ns;

a <= '1'; b <= '0'; wait for 10 ns;

a <= '1'; b <= '1'; wait for 10 ns;

wait;

end process;

end test;

o VHDL coding Examples of combinational circuits

Full Adder :-

library IEEE

use IEEE.std-logic-1164.all;

Entity Full-Adder is

port (A : in std-logic;

B : in std-logic;

cin : in std-logic;

Sum : out std-logic;

Cout : out std-logic);

end Full-Adder;

architecture structural of full-Adder is

signal s1, C1, C2 : std-logic;

component Half-Adder

port C x : in std-logic, Y : in std-logic;

sum : out std-logic, carry : out std-logic);

end component;

begin

HA1 : Half-Adder port map (X => A,

Y => B,

sum => S1

carry => C1);

HA2 : Half-Adder port map (X => S1,

Y => C1,

sum => SUM

carry => C2);

Cout <= C1 or C2;

end structural;

Q.8 Implement given Boolean functions using PLA, PAL & PROM :-

$$F_1(A, B, C) = \sum m(0, 2, 6, 7)$$

$$F_2(A, B, C) = \sum m(1, 3, 4, 5, 7)$$

⇒ Implementation of Boolean funⁿ using PROM :-

Given :-

$$F_1(A, B, C) = \sum m(0, 2, 6, 7)$$

$$F_2(A, B, C) = \sum m(1, 3, 4, 5, 7)$$

The Boolean expressions are consisting of 3 inputs ($N=3$) & 2 output funⁿ ($M=2$)




fig :- Block diagram.

- In the PROM structure, the decoder codes the 3-bit binary input address line into 8 distinct word lines.
- All the word lines are connected to each of programmable OR gates through the electronic fuse to provide the output funⁿ.




fig:- Implementation of Combinational logic using ~~3x~~ 8x3 ROM.

Implement the following Boolean function using PAL, PLA

$$f_1 = \sum m(3, 5, 7) \text{ and } f_2 = \sum m(4, 5, 7)$$

Given :-

$$f_1 = \sum m(3, 5, 7) \text{ and } f_2 = \sum m(4, 5, 7)$$

Solve using PAL :-

1) simplify the Boolean function maximally using minimization methods.

K-map simplification :-

$$F_1(A, B, C) = \sum m(3, 5, 7)$$

A \ BC				
	$\overline{B}\overline{C}$	$\overline{B}C$	BC	$B\overline{C}$
$\overline{A}$ 0	0	0	1	0
A 1	0	1	1	0

$$F_1 = BC + AC$$

K-map simplification :-

$$F_2(A, B, C) = \sum m(4, 5, 7)$$

A \ BC				
	$\overline{B}\overline{C}$	$\overline{B}C$	BC	$B\overline{C}$
$\overline{A}$ 0	0	0	1	0
A 1	1	1	1	0

$$F_2 = \overline{A}B + AC$$

2) prepare the PAL program table for the simplified Boolean logic function.

Table :- PAL Program Table

Product terms	Programmable AND gate i/p				Outputs.
	A	B	C	F ₁	
BC	—	1	1	—	$F_1 = \bar{A}BC + AC$
AC	1	—	1	—	
$\bar{A}\bar{B}$	1	0	—	—	$F_2 = \bar{A}\bar{B} + AC$
AC	1	—	1	—	

3) Finally, Program the simplified Boolean functions with OR PAL with the help of Program table.




fig. :- Implementation of PAL.

Solve using PLA :-

Given :- $F_1(A, B, C) = \sum m(3, 5, 7)$

$F_2(A, B, C) = \sum m(4, 5, 7)$

① The truth table of the given Boolean function is shown in table.

Truth table :-

Inputs			Outputs	
A	B	C	F ₁	F ₂
0	0	0	0	0
0	0	1	0	0
0	1	0	0	0
0	1	1	0	0
1	0	0	0	1
1	0	1	1	1
1	1	0	0	0
1	1	1	1	1

② K-map simplifications :-

for F₁ :-

	BC			
	$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	0	1	0
A	0	1	1	0

$F_1 = BC + AC$

for F_2 :-

		$\bar{B}\bar{C}$	$\bar{B}C$	BC	$B\bar{C}$
$\bar{A}$	0	1	3	2	
A	1	1	1	7	6

$$F_2 = A\bar{B} + AC$$

Programmable table of PLA :-

Product terms	Inputs			Outputs	
	A	B	C	F_1	F_2
BC	-	1	1	1	-
AC	1	-	1	1	1
$A\bar{B}$	1	0	-	-	1
	T	T		T	T
					T/c

Q. Implement the following Boolean function using Sutable PLA.
 $F(A, B, C, D) = \sum m(3, 4, 5, 7, 10, 14, 15)$ give me proper solution. give

→ Given :-

$$F(A, B, C, D) = \sum m(3, 4, 5, 7, 10, 14, 15)$$

The logic truth table of given 4-input function are shown in table :-

Truth table of 4-input logic function :-

Inputs				Output
A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	1
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	1

K-map for F

		CD	$\bar{C}\bar{D}$	$\bar{C}D$	$C\bar{D}$
AB		00	01	11	10
$\bar{A}\bar{B}$ 00		0	0	1	0
$\bar{A}B$ 01		1	1	1	0
AB 11		0	0	1	1
$A\bar{B}$ 10		0	0	0	1

$$F = \bar{A}B\bar{C} + \bar{A}CD + BCD + AC\bar{D}$$

programmable table of PLA :-

Product terms	Input				Outputs
	A	B	C	D	F
$\bar{A}B\bar{C}$	0	1	0	-	1
$\bar{A}CD$	0	-	1	1	1
BCD	-	1	1	1	1
$AC\bar{D}$	1	-	1	0	1

T	T/C
---	-----

Assignment No. 5

Q.1 Describe the architecture and operation of a programmable Logic Array (PLA). How does it differ from a PAL?

Q.2 Distinguish between SRAM and DRAM.

Q.3 Write a VHDL code for a full adder using structural description.

Q.4 Explain general Architecture of FPGA in detail.

Q.5 Implement the following Boolean function using PAL, PLA.

$$F_1 = \sum m(3, 5, 7) \text{ and } F_2 = \sum m(4, 5, 7)$$

Q.6 Write VHDL code for Mux 4:1 using dataflow & behavioural architecture style.

Q.7 classify memories RAM and ROM.

Q.8 Implement given Boolean functions using PLA, PAL and PROM.

$$F_1(A, B, C) = \sum m(0, 2, 6, 7)$$

$$F_2(A, B, C) = \sum m(1, 3, 4, 5, 7)$$

Q.9 Explain general Architecture of CPLD in detail.

Q.10 List the various advantages and feature of VHDL.