

Sequential Logic Designo 1 Bit Memory cell :-

- The basic digital memory circuit is known as "Flip-flop".
- It has two stable states namely logic 1 and logic 0 state. we can design it either using NOR gates or NAND gates.
- A flip-flop can be designed by using the fundamental circuit as shown in fig




Fig: A cross coupled inverter as memory element.

NAND gates 1 and 2 are basically acting as inverter. Hence this circuit is called a cross coupled inverter. Output of gate 1 is connected to the input of gate 2 and output of gate 2 is connected to input of gate 1.

Operation :-

- Assume that output of gate 1 i.e. $Q = 1$ hence $B_2 = 1$. As $B_2 = 1$, output of gate 2 i.e. $\bar{Q} = 0$. This makes $B_1 = 0$. Hence Q continues to be equal to 1.

- similarly we can demonstrate that if we start with $Q = 0$ then we end up obtaining $Q = 0$, $\bar{Q} = 1$.

Conclusion :-

- The outputs of the circuit (Q and $\bar{Q}$) will always be complementary. That means if $Q = 0$ then $\bar{Q} = 1$ and vice versa. They will never be equal $Q = \bar{Q} = 0$ or 1 is an invalid state.
- This circuit has two stable states. one of them corresponds to $Q = 1$, $\bar{Q} = 0$ and it is called as "1 state" or "set state". Whereas the other corresponds to $Q = 0$, $\bar{Q} = 1$ and it is called as "0 state" or "Reset state".
- If the circuit is in the reset state ($Q = 0$, $\bar{Q} = 1$) then it will continue to be in the reset state and if it is in the set state ($Q = 1$, $\bar{Q} = 0$) then it will continue to remain in the set state. This property of the circuit shows that it can store 1 bit of digital information. Therefore it is called as a "1 bit memory cell".

o Clocked S-R Flip-flop :-





Fig:- Logic symbol of Clocked S-R flip-flop.

- The logic symbol of clocked S-R flip-flop is given in the fig. It is often required to set or reset the memory cell in synchronism with a train of pulses known as clock, such a circuit is referred to as a clocked set Reset (S-R) flip-flop.



Clocked SR flip-flop

- In this CKT if a clock pulse is present ($CLK=1$) its operation is exactly the same as memory cell with provision for entering data.
- On the other hand, when the clock pulse is not present ($CLK=0$) the gate $G3$ and $G4$ are inhibited i.e. their outputs are irrespective of the values of S or R . In other words, the circuit responds to the inputs S and R only when the clock is present.
- Assuming that the inputs do not change during the presence of clock pulse, we can express the operation of flip-flop in the form of truth table.

Table : Truth table of S-R flip-flop :-

Inputs		Output
S_n	R_n	Q_{n+1}
0	0	Q_n
1	0	1
0	1	0
1	1	?

(Undefined)

- Here S_n and R_n denote the inputs and Q_n the output during the bit time n . Q_{n+1} denotes the o/p Q after the pulse passes i.e in the bit time $n+1$.

- If $S_n = R_n = 0$ and the clock pulse is applied the output at the end of the clock pulse is same as the output before the clock pulse i.e $Q_{n+1} = Q_n$.

- If $S_n = R_n = 1$ when the clock is present the o/p of gate C_3 and C_4 are both 0. making one of the input of C_1 and C_2 NAND gate 0. Consequently Q and $\bar{Q}$ both will attain logic 1 which is inconsistent with our assumption of Complementary outputs.

- Now when the clock pulse has passed away $CLK = 0$ the outputs of C_3 & C_4 will rise from 0 to 1. Depending upon the propagation delays of the gates either the stable state $Q_{n+1} = 1$ ($\bar{Q}_{n+1} = 0$) or $Q_{n+1} = 0$ ($\bar{Q}_{n+1} = 1$) will result. That means the state of circuit is "undefined", "intermediate" or - "ambiguous".

o J-K Flip-Flop :-

- The uncertainty in the state of an S-R flip-flop when $S_n = R_n = 1$ (fourth row of truth table) can be eliminated by converting it into a JK flip-flop. The data inputs are J and K which are ANDed with $\bar{Q}$ and Q respectively to obtain S and R i.e.

$$S = J \cdot \bar{Q}, \quad R = K \cdot Q$$

The logic symbol for J-K flip-flop is given by




Fig:- Logic Symbol of J-K flip-flop

Table :- Truth table of J-K flip-flop :-

Inputs		Output
J _n	K _n	Q _{n+1}
0	0	Q _n
1	0	1
0	1	0
1	1	$\bar{Q}_n$

Master slave (MS) J-K Flip-Flop :-

- A master slave J-K flip-flop is a cascade of two SR flip-flops with the output of the second to the inputs of the first.




Fig:- A Master slave JK flip-flop

Positive clock pulses are applied to the first flip-flop and the clock pulses are inverted before these are applied to the second flip-flop.

When $CK = 1$, the first flip-flop is enabled & the outputs Q_1 and $\bar{Q}_1$ respond to the inputs J and K . At this time, the second flip-flop is inhibited because its clock is low ($\bar{CK} = 0$). When CK goes low ($\bar{CK} = 1$), the first flip-flop is inhibited and the second flip-flop is enabled because now its clock is high ($\bar{CK} = 1$). Therefore the outputs Q and $\bar{Q}$ follow the outputs Q_1 and $\bar{Q}_1$ respectively.

since the second flip flop simply follows the first one, it is referred to as the slave and the first one as the master. Hence the configuration is referred to as master slave flip flop.

- The Logic symbol for the master slave flip-flop is given in the fig.





fig :- Logic symbol of Master slave JK ff

o D Flip - Flop :-



Truth Table :-


Input	output
D_n	Q_{n+1}
0	0
1	1

fig :- Logic symbol

- D flip-flop has only one input referred to as D input or data input.
- From truth table it is clear that the output Q_{n+1} at the end of the clock pulse equals the input D_n before the clock pulse.

- This is equivalent to saying that the input data appears at the output at the end of the clock pulse.
- Thus the transfer of data from the input to the output is delayed and hence the name delay (D) flip-flop. The D flip-flop is either used as a delay (D) flip-flop.
- The D flip-flop is either used as a delay device or as a latch to store 1 bit of binary information.

o T flip-flop :-




Logic symbol

- It has only one input referred to as T-input. Its truth table is given in table from which it is clear that if $T=1$ it acts as a toggle sw. for every clock pulse, the output Q changes.

o Use of preset and clear terminals :-

- In the flip-flops when the power switch is turned on, the state of outputs Q & $\bar{Q}$ is uncertain. The outputs can be $Q=0, \bar{Q}=1$ or other way round.

- But this uncertainty can not be tolerate in certain applications. In some applications it is necessary to initially set or reset the flip-flops.
- This can be practically achieved by adding two more inputs to a flip flop called as "preset" (PR) and "clear" (CLR) input.
- These inputs are called as direct or asynchronous inputs because we can apply them any time betⁿ clock pulses without thinking about their synchronⁿ with the clock.
- The S-R flip-flop with preset and clear is shown below.



@ Symbol

Fig :- SR flip-flop with preset & clear.

Case-I $PR = CLR = 1$

If $PR = CLR = 1$ then both are inactive and SR flip-flop operates in accordance with the truth table of conventional SR flip-flop.

Case-II $PR = 0$ and $CLR = 1$

As $PR = 0$ the output of gate 3 will be 1. That means $Q = 1$. Therefore all the three inputs to the gate 4 will be 1 and $\bar{Q}$ will become 0. Thus making $PR = 0$ will set the flip-flop.

Case-III $PR = 1, CLR = 0$

If $PR = 1$ and $CLR = 0$ then the output of gate 4 i.e. $\bar{A} = 1$. Therefore all the three inputs to gate will be 1 and hence $A = 0$. Thus making $CLR = 0$ will reset the flip flop.

Case-IV $PR = 0, CLR = 0$

This condition should never be used because it leads to an uncertain state.

The operation of SR flip flop with preset & clear inputs is summarised in the table :-

Input			Output	Operation performed
CLK	PR	CLR		
1	1	1	$\bar{A}_{n+1}$	Normal SR f/f
x	0	1	1	f/f is set
x	1	0	0	f/f is reset.

o Excitation table for flip-flops :-

- The truth table of a flip-flop is also referred to as the characteristic table and specifies the operational characteristics of the flip-flop.
- In the design of sequential circuits, we usually come across situations in which the "preset state" & the "next state" of the circuit are specified and we have to find the input conditions that must prevail to cause the desired transition of the state. By the present state and the next state we mean the state of the circuit prior to and after the clock pulse respectively.

- For example the output of S-R flip-flop before the clock pulse is $Q_n = 0$ and it is desired that the output does not change when the clock pulse is applied.

What input conditions (S_n & R_n values) must exist to achieve this?

From the truth table of SR flip-flop we obtain the following conditions

1. $S_n = R_n = 0$ (First row)
2. $S_n = 0, R_n = 1$ (Third row)

We conclude from the above conditions that the S_n input must be 0 whereas R_n input may be either 0 or 1 (don't care). Similarly input condⁿ can be found for all possible situations.

- A tabulation of these conditions is known as the excitation table.

It is very important and useful design aid for sequential circuit.


Table : Excitation table of Flip-Flops :-

Present state	Next state	SR FIF		JK FIF		T FIF	D FIF
		S_n	R_n	J_n	K_n	T_n	D_n
0	0	0	X	0	X	0	0
0	1	1	0	1	X	1	1
1	0	0	1	X	1	1	0
1	1	X	0	X	0	0	1

o Applications of flip-flops :-

1) Register :-

- A register is composed of a group of flip-flops to store a group of bits (word). For storing an N -bit word, the no. of flip-flops required is N . (one flip-flop for each bit). A 3-bit register using 7474 Positive edge triggered flip-flop is shown in fig.



The bits to be stored are applied at the D-input which are clocked in at the leading edge of the clock pulse. In this register, the data to be entered must be available in parallel form.

2) Shift registers :-

- shift register is a group of flip-flops that has the capability of storing and shifting the binary information.
- shift register performs the logic operation shifting of binary data from one flip-flop to next

flip-flop. The shifting of binary information from one position to another is very important logic operation in digital system design.

- In the shift registers, the shifting operation is controlled by common clock pulse like register.
- All the flip-flops employed with shift register receives the clock pulse that helps to shift the data from one position to next.





fig (a) Logic symbol



(b) Logic Diagram

Fig :- 4 bit shift register.

- The logic diagram of shift register is consisting of four flip flops in which the output of first flip is connected as input for next flip. When the clock pulse is triggering the flip's the data is shifted from one flip-flop into next flip-flop.

The input is loaded through first flip-flop and output is obtained from last flip-flop.

- The commonly used shift registers are
 - 1 - serial In serial out shift register
 - 2 - serial In parallel out shift register
 - 3 - parallel In parallel out shift register
 - 4 - parallel In serial out shift register
 - 5 - Bidirectional shift register

3) Counter's :-

- Digital counters are often needed to count events for example counting the no. of tablets filled in a trial. Electrical pulses corresponding to the event are produced using a transducer and these pulses are counted using counter.

- The counters are composed of flip-flops. A 3-bit counter consisting of three flip-flops is as shown below




Fig:- A 3 bit counter using flip-flops

- A circuit with n flip-flops has 2^n possible states. Therefore 3 bit counter can count from decimal 0 to 7.
- The flip-flops used are 74107 J-K master-slave flip-flops used as T-type. The pulses to be counted are connected at the clock input of FF₀. The Q_0 output of FF₀ is connected to the clock input of FF₁ and similarly Q_1 is connected to the clock input of FF₂.
- The flip-flops are cleared by applying logic 0 at the clear input terminal momentarily. For normal counting operation, it is to be maintained at logic 1. The pulses & output waveforms are given below.





Fig:- Waveforms of counter.

The output Q_0 of the least significant stage changes at the negative edge of each pulse (since $T_0 = 1$). The output Q_1 changes at the negative edge of each Q_0 pulse (since Q_0 acts as ck for FF₁ & $T_1 = 1$ & the output Q_2 changes at the negative edge of each Q_1 pulse (since Q_1 acts as ck for FF₂ & $T_2 = 1$).


o Ring Counter :-

- The design of ring counter is directly obtained from the serial in serial out shift register by connecting the output to the data input terminal hence it is also called as "circular shift register".
- In ring counter only one flip-flop is set to provide logic 1 output at any particular time, other flip-flops are cleared to reset logic 0. Single logic 1 bit is shifted circularly through the serial connected flip-flops to produce the sequence of binary data.



(a) Logic symbol

Initial state



(b) sequence of binary bit shifting.

- In the logic symbol, the binary 4 bit shift register connected as a ring counter. The sequence of binary bit shifting is graphically shown in fig (b).
- In the sequence initially the binary 4 bit ring counter is set into 1000. Then the logic sequence is shifted right in sequence as follows :-
1000 → 0100 → 0010 → 0001 → 1000 ... So on.
- The logic diagram that provides the above sequence i.e. a 4 bit ring counter is shown in fig. It is constructed by the series circular connected four negative edge triggered flip-flops.

- Initially only one of the flip-flop is fixed into logic 1. Then for each clock cycle the bit 1 is shifted to right to get the binary sequence.




fig. Logic Diagram

- The binary information are shifted by the commonly clocked negative edge triggered ff when the clock pulse switches from logic 1 to logic 0 (negative edge triggering).

Truth table of ring counter :-

Control i/p	output				states
clock	Q ₁	Q ₂	Q ₃	Q ₄	
0 → 1	1	0	0	0	Initial state
1 → 0	0	1	0	0	After 1 st clock
1 → 0	0	0	1	0	After 2 nd clock
1 → 0	0	0	0	1	After 3 rd clock
1 → 0	1	0	0	0	After 4 th clock

The timing diagram is as shown below.
The time sequence of each state is equal to one fourth of clock freq.




fig:- Timing diagram

o Twisted Ring Count

- Johnson counter is a inverted output of 1 input for first flip-flop as "twisted ring counter".




fig:- Logic d

The diagram is common clocked for the inverted output.




fig:- Timing diagram of 4 bit ring counter.

o Twisted Ring Counter (Johnson Counter):-

- Johnson counter is a modified ring counter that the inverted output of last flip-flop is applied as input for first flip-flop. Hence it is also called as "twisted ring counter" or "switch tail ring counter".




fig:- Logic diagram of Johnson counter.

The diagram is constructed with series connected common clocked four negative edge triggered FF. The inverted output of FF 4 is connected with

the input of first f/f in circle commonly clock negative edge triggered flip-flop shifts the binary data by one bit when the clock pulse is switch from logic 1 to logic 0 (negative edge triggering). The count sequence of twisted ring counter is obtained by shifting the numbers in circle to the triggering of each clock pulse.




Fig:- Logic sequence of twisted ring counter
[Johnsons counter]

In the 4-bit Johnson counter, initially the count sequence is cleared and set to 0000. When the first clock pulse triggers the flip-flops the count sequence is shifted to right. The inverted output i.e. logic 1 output $\bar{Q}_4$ obtained from fourth f/f is applied as input for first f/f that produces the output of first f/f as logic 1. At the end of first clock triggering count produce the next output sequence as 1000. Even now $\bar{Q}_4 = 1$.

- In second clock pulse again the output is shifted right to produce the output as 1100.
- In third clock triggering again the output is shifted to produce the output as 1110.
- After fourth clock pulse all the f/f outputs are changed into logic 1 that switches the output $\bar{Q}_4$ to logic 0.

the input of first f/f in circle commonly clock negative edge triggered flip-flop shifts the binary data by one bit when the clock pulse is switch from logic 1 to logic 0 (negative edge triggering). The count sequence of twisted ring counter is obtained by shifting the numbers in circle to the triggering of each clock pulse.




Fig:- Logic sequence of twisted ring counter
[Johnsons counter]

In the 4-bit Johnson counter, initially the count sequence is cleared and set to 0000. When the first clock pulse triggers the flip-flops the count sequence is shifted to right. The inverted output i.e. logic 1 output $\bar{Q}_4$ obtained from fourth f/f is applied as input for first f/f that produces the output of first f/f as logic 1. At the end of first clock triggering count produce the next output sequence as 1000. Even now $\bar{Q}_4 = 1$.

- In second clock pulse again the output is shifted right to produce the output as 1100.
- In third clock triggering again the output is shifted to produce the output as 1110.
- After fourth clock pulse all the f/f outputs are changed into logic 1 that switches the output $\bar{Q}_4$ to logic 0.

- Then for the triggering of each clock pulse, the inverted output of flip 4 ($\bar{Q}_4$ logic 0) is shifted.

Truth table of ring counter :-

Control Input	Outputs				State	Decoding output
clock	Q_1	Q_2	Q_3	Q_4		
$0 \rightarrow 1$	0	0	0	0	Initial state	$\bar{Q}_1 \bar{Q}_4$
$1 \rightarrow 0$	1	0	0	0	After 1st clock	$\bar{Q}_1 \bar{Q}_2$
$1 \rightarrow 0$	1	1	0	0	After 2nd clock	$Q_2 \bar{Q}_3$
$1 \rightarrow 0$	1	1	1	0	After 3rd clock	$Q_3 \bar{Q}_4$
$1 \rightarrow 0$	1	1	1	1	After 4th clock	$Q_1 Q_4$
$1 \rightarrow 0$	0	1	1	1	After 5th clock	$\bar{Q}_1 Q_2$
$1 \rightarrow 0$	0	0	1	1	After 6th clock	$\bar{Q}_2 Q_3$
$1 \rightarrow 0$	0	0	0	1	After 7th clock	$\bar{Q}_3 Q_4$




fig :- Timing diagram of 4 bit Johnson counter
[Twisted ring counter]

4) Sequence Generator :-

- sequence generator is a design that used to construct a logic diagram for any prescribed format of binary number.
- The design of sequence generator for any sequence of binary number can be obtained from shift registers.
- An n bit sequence generator design requires an n -bit shift register where n is a length of sequence.
- Consider the binary sequence 10011. The length of sequence is 5 ($5 \rightarrow$ no. of bits). The sequence of binary data can be loaded in direct to the shift registers.




Fig:- Logic symbol of sequence generated.

Truth table of 5-bit sequence counter :-

Control	Outputs					States
I/p Clock	Q ₁	Q ₂	Q ₃	Q ₄	Q ₅	
0 $\rightarrow$ 1	0	0	0	0	0	Initial states
1 $\rightarrow$ 0	1	0	0	0	0	After 1 st clock
1 $\rightarrow$ 0	1	1	0	0	0	After 2 nd clock
1 $\rightarrow$ 0	0	1	1	0	0	After 3 rd clock
1 $\rightarrow$ 0	0	0	1	1	0	After 4 th clock
1 $\rightarrow$ 0	1	0	0	1	1	After 5 th clock

- The logic design of this method requires same no. of flip-flop that are equal to the length of sequence.

5) Ripple Counter (Asynchronous Counter) :-

- Asynchronous counters are the 1st circuit that are used to count the binary numbers in prescribed sequence. In asynchronous counter the ffs are not triggered with common clock pulse except the first (least significant) flip-flop others are triggered by the output of previous f/f while the first one is triggered by the clock pulse. Hence asynchronous counter is also called as "Ripple Counter". Basically it is classified into two types such as up counter and down counter.

i) UP - Counter :-




Fig:- Logic diagram of 4-bit Asynchronous (Ripple) Up - Counter.


- The logic diagram of 4-bit asynchronous up-counter is as shown in fig.
- It consists of four series connected complementing f/f (JK or T) without common clock pulse. The clock pulse is applied only to the first (LSB) f/f to drive it. All other f/f are driven by the o/p of previous f/f instead of clock pulse.

- The transition that occurs in the o/p of f/f triggered the clock terminal of next f/f. Hence it is called as "Ripple Up-Counter".
- The i/p of all the f/f set into logic high (level). When inputs set into logic high the JK f/f's are continuously present in the toggle condition which complement the outputs continuously. This cause to prevent the circuit from triggering of two adjacent f/f simultaneously.

Truth table of 4-bit Asynchronous UP-Counter:-

Inputs	Outputs				state change			
clock	Q ₄	Q ₃	Q ₂	Q ₁	Q ₄	Q ₃	Q ₂	Q ₁
0 → 1	0	0	0	0	Nc	Nc	Nc	Nc
1 → 0	0	0	0	1	Nc	Nc	Nc	T
1 → 0	0	0	1	0	Nc	Nc	T	T
1 → 0	0	0	1	1	Nc	Nc	Nc	T
1 → 0	0	1	0	0	Nc	T	T	T
1 → 0	0	1	0	1	Nc	Nc	Nc	T
1 → 0	0	1	1	0	Nc	Nc	T	T
1 → 0	0	1	1	1	Nc	Nc	Nc	T
1 → 0	1	0	0	0	T	T	T	T
1 → 0	1	0	0	1	Nc	Nc	Nc	T
1 → 0	1	0	1	0	Nc	Nc	T	T
1 → 0	1	0	1	1	Nc	Nc	Nc	T
1 → 0	1	1	0	0	Nc	T	T	T
1 → 0	1	1	0	1	Nc	Nc	Nc	T
1 → 0	1	1	1	0	Nc	Nc	T	T
1 → 0	1	1	1	1	Nc	Nc	Nc	T

Note :- Nc → No change (0 to 1); T - toggle (complement of previous o/p) (1 to 0 change)



ii) Down Counter :-

- Asynchronous down counter performs the reverse operation of up counter which counts the binary number by decreasing one when the f/f's are activated by the clock pulse.
- The logic diagram of 4-bit down counter is shown below.




Fig :- Logic diagram of 4-bit asynchronous down counter.


- The circuit is constructed using four series connected f/f's similar to up counter.
- First f/f is triggered by clock pulse, The remaining three are triggered by the inverted o/p of previous f/f i.e. $\bar{Q}$. It is only difference from up counter.
- The negative edge triggering of f/f are used to construct a counter so the f/f 2, 3, & 4 are enabled. When the o/p of f/f 1, 2 and 3 i.e. $\bar{Q}_1$, $\bar{Q}_2$ & $\bar{Q}_3$ are switched from logic 1 to logic 0 respectively.
- f/f₁ is enabled when the clock pulse is switched from logic 1 to logic 0 due to the negative edge triggering.
- The inputs of all the f/f are set into logic high (logic 1). When inputs are set into logic high the

JK flip-flops are operated with toggle condition which is complement of previous output. It prevents the circuit from triggering of two adjacent flip-flops simultaneously.

Truth table: 4-bit Asynchronous down counter.

Input	Output				State changes			
Clock	Q ₄	Q ₃	Q ₂	Q ₁	Q ₄	Q ₃	Q ₂	Q ₁
0 → 1	0	0	0	0	NC	NC	NC	NC
1 → 0	1	1	1	1	T	T	T	T
1 → 0	1	1	1	0	NC	NC	NC	T
1 → 0	1	1	0	1	NC	NC	T	T
1 → 0	1	1	0	0	NC	NC	NC	T
1 → 0	1	0	1	1	NC	T	T	T
1 → 0	1	0	1	0	NC	NC	NC	T
1 → 0	1	0	0	1	NC	NC	T	T
1 → 0	1	0	0	0	NC	NC	NC	T
1 → 0	0	1	1	1	T	T	T	T
1 → 0	0	1	1	0	NC	NC	NC	T
1 → 0	0	1	0	1	NC	NC	T	T
1 → 0	0	1	0	0	NC	NC	NC	T
1 → 0	0	0	1	1	NC	T	T	T
1 → 0	0	0	1	0	NC	NC	NC	T
1 → 0	0	0	0	1	NC	NC	T	T

Fig: Timing diagram of 4-bit Asynchronous Down Counter



6) UP/ down Counter [Asynchronous UP/ down counter]




Table :- Truth table of Asynchronous up/down counter :-

Control / p	UP / DOWN	output q				state changed			
		Q ₄	Q ₃	Q ₂	Q ₁	Q ₄	Q ₃	Q ₂	Q ₁
Clock									
0 → 1	Initial state	0	0	0	0	NC	NC	NC	NC
1 → 0	0	1	1	1	1	T	T	T	T
1 → 0	0	1	1	1	0	NC	NC	NC	T
1 → 0	0	1	1	0	1	NC	NC	T	T
1 → 0	0	1	1	0	0	NC	NC	NC	T
1 → 0	0	1	0	1	1	NC	T	T	T
1 → 0	0	1	0	1	0	NC	NC	NC	T
1 → 0	0	1	0	0	1	NC	NC	T	T
1 → 0	0	1	0	0	0	NC	NC	NC	T
1 → 0	0	0	1	1	1	T	T	T	T
1 → 0	0	0	1	1	0	NC	NC	NC	T
1 → 0	0	0	1	0	1	NC	NC	T	T
1 → 0	0	0	1	0	0	NC	NC	NC	T
1 → 0	0	0	0	1	1	NC	T	T	T
1 → 0	0	0	0	1	0	NC	NC	NC	T
1 → 0	0	0	0	0	1	NC	NC	T	T
1 → 0	0	0	0	0	0	NC	NC	NC	T
1 → 0	1	0	0	0	1	NC	NC	NC	T
1 → 0	1	0	0	1	0	NC	NC	T	T
1 → 0	1	0	0	1	1	NC	NC	NC	T
1 → 0	1	0	1	0	0	NC	T	T	T
1 → 0	1	0	1	0	1	NC	NC	NC	T
1 → 0	1	0	1	1	0	NC	NC	T	T
1 → 0	1	0	1	1	1	NC	NC	NC	T
1 → 0	1	1	0	0	0	T	T	T	T
1 → 0	1	1	0	0	1	NC	NC	NC	T
1 → 0	1	1	0	1	0	NC	NC	T	T
1 → 0	1	1	0	1	1	NC	NC	NC	T
1 → 0	1	1	1	0	0	NC	T	T	T
1 → 0	1	1	1	0	1	NC	NC	NC	T
1 → 0	1	1	1	1	0	NC	NC	T	T
1 → 0	1	1	1	1	1	NC	NC	NC	T

7) Synchronous Counter :-

- A counter which performs count in either up or down is called up/down counter. It can't perform up and down counting simultaneously.
- In asynchronous up-down counter, an extra control signal is used to select the counting operation increasingly by up counting or decreasingly by down counter.
- The progressing of up or down counting is fixed initially by the control signal up/down, then by enforcing the clock pulses to the flip-flop desired counting operation is executed.
- In logic diagram, it consists of series connected four JK flip-flop with logic high common J/K signal. The clock signal is called applied to the LSB (first) flip-flop as triggering signal.
- The flip-flops 2, 3, 4 are triggered by the output of previous flip-flops 1, 2, 3 respectively. The flip-flops are triggered by the output Q for up counting while flip-flops are triggered by output $\bar{Q}$ for down counting.
- The selection of output to trigger a next flip-flop is selected the combination of AND gates with the control of up/down signal as shown in fig.
- Then the selected logic counting operation is directed to the clock terminal of flip-flop the OR gate.
- When control signal is set into logic 1 i.e. up/down = 1, up counting is selected & executed by increasing count by 1 for each applied clock pulse. The logic 1 input of control signal up/down allow to pass the output Q_1, Q_2 & Q_3 through the AND gates 1, 3 & 5 to trigger the flip-flops 2, 3 & 4 respectively. During this time AND gates 2, 4 & 6 are disabled.

by the control signal that passed through inverter.

- When the control signal is set into logic 0 i.e. $\overline{\text{up/down}} = 0$ down counting is selected & executed by decreasing count by 1 for each applied clock pulse. The logic 0 input control signal disables the AND gates 1, 3 & 5 and enables the AND gates 2, 4 & 6 th' on inverter. This set is allowing to pass the o/p $\bar{Q}_1$, $\bar{Q}_2$ and $\bar{Q}_3$ th' the enabled AND gates 2, 4 & 6 to trigger the f/f 2, 3 & 4 respectively.

Definitions :-

o clock skew :-

clock skew is a phenomenon in synchronous digital circuit systems in which the same sourced clock signal arrives at diff. components at diff. times due to gate or in more advanced semiconductor technology, wire signal propagation delay.

o clock jitter :-

Clock jitter describes how uniform the clock edges are in a digital signal. clock jitter will influence the skew of a clock overtime. If the clock is supposed to have an edge every m sec but they fall betⁿ 0.9 and 1.1 ms this would be the jitter. This is a sporadic deviation for the specific clock.

o Lock out :-

In digital counters, the condition where in the counter enters to an unused state and rather than coming out of this unused state to a valid state or initial state, it switched to another invalid or unused state and gets stuck up in the cycle of unused states only is known as the lock out condition in the counter.